include ../common/Makefile.def


VERILOG_SOURCES +=  N25Qxxx.v $(SPINALROOT)/Apb3SpiDdrMasterCtrl.v toplevel.v


TOPLEVEL=toplevel
MODULE=Apb3SpiDdrMasterCtrlTester

include ../common/Makefile.sim
